ConOpSys V2970
P004.07
ANVILEX control operating system
|
Macros | |
#define | ETH_DMA_IT_TST 0x20000000U |
#define | ETH_DMA_IT_PMT 0x10000000U |
#define | ETH_DMA_IT_MMC 0x08000000U |
#define | ETH_DMA_IT_NIS 0x00010000U |
#define | ETH_DMA_IT_AIS 0x00008000U |
#define | ETH_DMA_IT_ER 0x00004000U |
#define | ETH_DMA_IT_FBE 0x00002000U |
#define | ETH_DMA_IT_ET 0x00000400U |
#define | ETH_DMA_IT_RWT 0x00000200U |
#define | ETH_DMA_IT_RPS 0x00000100U |
#define | ETH_DMA_IT_RBU 0x00000080U |
#define | ETH_DMA_IT_R 0x00000040U |
#define | ETH_DMA_IT_TU 0x00000020U |
#define | ETH_DMA_IT_RO 0x00000010U |
#define | ETH_DMA_IT_TJT 0x00000008U |
#define | ETH_DMA_IT_TBU 0x00000004U |
#define | ETH_DMA_IT_TPS 0x00000002U |
#define | ETH_DMA_IT_T 0x00000001U |
#define ETH_DMA_IT_AIS 0x00008000U |
Abnormal interrupt summary
#define ETH_DMA_IT_ER 0x00004000U |
Early receive interrupt
#define ETH_DMA_IT_ET 0x00000400U |
Early transmit interrupt
#define ETH_DMA_IT_FBE 0x00002000U |
Fatal bus error interrupt
#define ETH_DMA_IT_MMC 0x08000000U |
MMC interrupt (on DMA)
#define ETH_DMA_IT_NIS 0x00010000U |
Normal interrupt summary
#define ETH_DMA_IT_PMT 0x10000000U |
PMT interrupt (on DMA)
#define ETH_DMA_IT_R 0x00000040U |
Receive interrupt
#define ETH_DMA_IT_RBU 0x00000080U |
Receive buffer unavailable interrupt
#define ETH_DMA_IT_RO 0x00000010U |
Overflow interrupt
#define ETH_DMA_IT_RPS 0x00000100U |
Receive process stopped interrupt
#define ETH_DMA_IT_RWT 0x00000200U |
Receive watchdog timeout interrupt
#define ETH_DMA_IT_T 0x00000001U |
Transmit interrupt
#define ETH_DMA_IT_TBU 0x00000004U |
Transmit buffer unavailable interrupt
#define ETH_DMA_IT_TJT 0x00000008U |
Transmit jabber timeout interrupt
#define ETH_DMA_IT_TPS 0x00000002U |
Transmit process stopped interrupt
#define ETH_DMA_IT_TST 0x20000000U |
Time-stamp trigger interrupt (on DMA)
#define ETH_DMA_IT_TU 0x00000020U |
Underflow interrupt