System_Resource_Defines.h

Go to the documentation of this file.

//------------------------------------------------------------------------------
//! @file       System_Resource_Defines.h
//! @brief      System resource definition header file.
//! @attention  No special attention requered.
//! @copyright  (C) 2015-2020 ANVILEX LLC
//!             $HeadURL: https://192.168.3.4:8443/svn/P004_07/ConOpSys/Engine/Application/System_Resource_Defines.h $
//!             $Revision: 2952 $
//!             $Date: 2022-02-27 19:31:14 +0500 (So, 27 Feb 2022) $
//!             $Author: minch $
//------------------------------------------------------------------------------
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
//    this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.
//
// 3. Neither the name of ANVILEX nor the names of its contributors may be
//    used to endorse or promote products derived from this software without
//    specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
//------------------------------------------------------------------------------
 
#pragma once
 
//------------------------------------------------------------------------------
// Include files
//------------------------------------------------------------------------------
 
//------------------------------------------------------------------------------
// Operating system related defines
//------------------------------------------------------------------------------
 
#define OPERATING_SYSTEM_NAME     ( (C8*)"ANVILEX ConOpSys" )
 
//------------------------------------------------------------------------------
// Copyright related defines
//------------------------------------------------------------------------------
 
#define COPYRIGHT_COMPANY         ( (C8*)"ANVILEX LLC" )
#define COPYRIGHT_YEAR            ( (C8*)"2020" )
 
//------------------------------------------------------------------------------
// Contact related defines
//------------------------------------------------------------------------------
 
#define CONTACT_COMPANY_NAME      ( (C8*)"ANVILEX LLC" )
#define CONTACT_COMPANY_ADDRESS   ( (C8*)"Soni Krivoj 83" )
#define CONTACT_COMPANY_AREA_CODE ( (C8*)"454080" )
#define CONTACT_COMPANY_CITY      ( (C8*)"Cheljabinsk" )
#define CONTACT_COMPANY_COUNTRY   ( (C8*)"Russia" )
#define CONTACT_COMPANY_INTERNET  ( (C8*)"http://www.anvilex.com" )
#define CONTACT_COMPANY_EMAIL     ( (C8*)"information@anvilex.com" )
 
//-------------------------------------------------------------------------------
// Hardware platform defines
//-------------------------------------------------------------------------------
 
//! @brief VDC platform
#define RUNTIME_ENGINE_VDC        0
 
//! @brief KG2 platform
#define RUNTIME_ENGINE_P014_49    1
 
//! @brief CCS platform
#define RUNTIME_ENGINE_P014_51    2
 
//! @brief P015.27 platform same as CCS / P014.51 platform
//! @todo ANVILEX KM: Deprecated ==> To remove
#define RUNTIME_ENGINE_P015_27    2
 
//! @brief KG3 MECO platform
#define RUNTIME_ENGINE_P015_09    3
 
//! @brief KG3 platform
#define RUNTIME_ENGINE_P017_39    4
 
//! @brief PUC2 platform
#define RUNTIME_ENGINE_P016_05    5
 
//-------------------------------------------------------------------------------
// USART based communication link operation mode defines
//-------------------------------------------------------------------------------
 
//! @brief No communication protocol mounted on communication link
#define USART_COMMUNICATION_MODE_NONE             0
 
//! @brief ANVILEX slave protocol mounted on communication link
#define USART_COMMUNICATION_MODE_ANVILEX          1
 
//! @brief ANVILEX slave protocol mounted on communication link
#define USART_COMMUNICATION_MODE_ANVILEX_V2       6
 
//! @brief ANVILEX master protocol mounted on communication link
#define USART_COMMUNICATION_MODE_ANVILEX_MASTER   5
 
//! @brief MODBUS RTU slave protocol mounted on communication link
#define USART_COMMUNICATION_MODE_MODBUS_RTU       2
 
//! @brief MODBUS ASCII slave protocol mounted on communication link
#define USART_COMMUNICATION_MODE_MODBUS_ASCII     3
 
//! @brief SIMCOM slave protocol mounted on communication link
#define USART_COMMUNICATION_MODE_SIMCOM           4
 
//-------------------------------------------------------------------------------
// System terminal communication link defines
//-------------------------------------------------------------------------------
 
//! @brief System terminal unused in system
#define SYSTEM_TERMINAL_NONE  0
 
//! @brief Communication link COM1 used as system terminal
#define SYSTEM_TERMINAL_COM1  1
 
//! @brief Communication link COM2 used as system terminal
#define SYSTEM_TERMINAL_COM2  2
 
//-------------------------------------------------------------------------------
// ETH based communication link operation mode defines
//-------------------------------------------------------------------------------
 
#define ETH_COMMUNICATION_MODE_NONE       0
#define ETH_COMMUNICATION_MODE_ANVILEX    1
#define ETH_COMMUNICATION_MODE_LWIP       2
 
//-------------------------------------------------------------------------------
// ANYBUS based communication link operation mode defines
//-------------------------------------------------------------------------------
 
#define NONE        0
#define PB_DPV_1    1
#define SIMCOM800   2
 
//-------------------------------------------------------------------------------
// Clock source mode defines
//-------------------------------------------------------------------------------
 
#define HSI 0 
#define HSE 1 
 
//-------------------------------------------------------------------------------
// Event manager related defines
// This defines are reqquered only for old application
//-------------------------------------------------------------------------------
 
// ANVILEX KM: Depricated ==> Remove
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000001 ) // ANVILEX - IED
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000002 ) // MECO
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000005 ) // KVTEK VIETNAM
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000006 ) // BRIZ - CED - Inverter
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000007 ) // BRIZ - CED - Cooling
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000008 ) // ANVILEX - BED
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x00000009 ) // ANVILEX - DEBUG
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x0000000A ) // ANVILEX - SFC - Inverter
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x0000000B ) // KVTEK - 6MW GSR
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x0000000C ) // KVTEK - 6MW LCS
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x0000000D ) // RALF - Electronic load
//#define EVENT_DESCRIPTOR_DATABASE_HASH ( (U32)0x0000000E ) // ANVILEX - BED
 
//------------------------------------------------------------------------------
// Application control task activation source defines
//------------------------------------------------------------------------------
 
//! @brief Spplication trigger source FPGA interrupt
//! @note Control task triggered by FPGA inperrupt
#define APPLICATION_CONTROL_TASK_SOURCE_FPGA          1
 
//! @brief Spplication trigger source TIMER3
//! @note Control task triggered by TIMER3
#define APPLICATION_CONTROL_TASK_SOURCE_TIMER3        2
 
//! @brief Spplication trigger source system timer
//! @note Control task triggered by SYSTEM TIMER
#define APPLICATION_CONTROL_TASK_SOURCE_SYSTEM_TIMER  3
 
//------------------------------------------------------------------------------
// ANVILEX plates
//------------------------------------------------------------------------------
 
 
#define KG3_DUMMY_T1 0x0000
 
//------------------------------------------------------------------------------
 
#define KG3_AI_T1    0x0001
#define KG3_AI_T2    0x000C
                               
//------------------------------------------------------------------------------
 
#define KG3_GIO_T1   0x0002
 
//------------------------------------------------------------------------------
 
#define KG3_FAN_T1   0x0003
 
//------------------------------------------------------------------------------
 
#define KG3_RTD_T1   0x0004
 
//------------------------------------------------------------------------------
 
#define KG3_RTD2_T1  0x000F
 
//------------------------------------------------------------------------------
 
#define KG3_FOTR_T1  0x0005
#define KG3_FOTR_T2  0x0017
 
//------------------------------------------------------------------------------
 
#define KG3_CI_T1    0x0006
 
//------------------------------------------------------------------------------
 
#define KG3_DIO_T1   0x0007
#define KG3_DIO_T2   0x0016
#define KG3_DIO_T2E  0x001F
 
//------------------------------------------------------------------------------
 
#define KG3_BLCP_T1  0x0008
 
//------------------------------------------------------------------------------
 
#define KG3_DCBIO_T1  0x0009
#define KG3_DCBIO_T2  0x000A
 
#define KG3_DCBIO2_T1 0x0021
#define KG3_DCBIO2_T2 0x0022
 
//------------------------------------------------------------------------------
 
#define KG3_AO_T1  0x000B
#define KG3_AO_T2  0x0018
#define KG3_AO_T3  0x0019
#define KG3_AO_T4  0x001A
 
//------------------------------------------------------------------------------
 
#define KG3_PLC_T0   0x001B
#define KG3_PLC_T1   0x001C
 
//------------------------------------------------------------------------------
 
#define KG3_BLA_T1   0x000D
 
//------------------------------------------------------------------------------
 
#define KG3_TSA_T1   0x000E
 
//------------------------------------------------------------------------------
 
#define KG3_FC_T1    0x0010
 
//------------------------------------------------------------------------------
 
#define KG3_MOD_T1   0x0011
 
//------------------------------------------------------------------------------
 
#define KG3_GRTD_T1  0x0012
 
//------------------------------------------------------------------------------
 
#define KG3_DIO2_T1  0x0013
 
//------------------------------------------------------------------------------
 
#define KG3_PTE_T1   0x0014
 
//------------------------------------------------------------------------------
 
#define KG3_ENC_T1   0x0015
 
//------------------------------------------------------------------------------
 
#define KG3_LCSI_T1 0x001D
#define KG3_LCSI_T1E 0x0020
 
//------------------------------------------------------------------------------
 
#define KG3_CAB_T1   0x001E
 
//------------------------------------------------------------------------------
 
#define KG3_DFGI_T1E 0x0023
 
//------------------------------------------------------------------------------
 
#define KG3_EXT_VI_T1 0x8001
 
//------------------------------------------------------------------------------
//-- P015.09 target
//------------------------------------------------------------------------------
 
#define P015_09_AI_T2    0x7FFF
 
#define P015_09_FOTR_T2  0x7FFF
 
#define P015_09_DCBIO_T2 0x7FFF
 
#define P015_09_RTD_T1   0x7FFF
 
#define P015_09_CRIO_T1  0x7FFF
#define P015_09_CRIO_T2  0x7FFF
 
#define P015_09_DIO_T1   0x7FFF
#define P015_09_DIO_T2   0x7FFF
 
#define P015_09_ENC_T1   0x7FFF
#define P015_09_ENC_T2   0x7FFF
 
//------------------------------------------------------------------------------
 
#define KG3_UNDEFINE 0xFFFF
 
//------------------------------------------------------------------------------
// End of file
//------------------------------------------------------------------------------