ConOpSys V2970  P004.07
ANVILEX control operating system
SPI5_P017_39_KG3_CB.h
Go to the documentation of this file.
1 //------------------------------------------------------------------------------
2 //! @file SPI5_P017_39_KG3_CB.h
3 //! @brief STM32F429 SPI5 master class header file.
4 //! @copyright ANVILEX LLC
5 //! @attention No special attention requered.
6 //! $HeadURL: https://192.168.3.4:8443/svn/P004_07/ConOpSys/Hardware/P017_39_KG3_CB/SPI5_P017_39_KG3_CB.h $
7 //! $Revision: 2572 $
8 //! $Date: 2021-04-02 14:20:42 +0500 (Fr, 02 Apr 2021) $
9 //! $Author: ggavrituhin $
10 //
11 // Copyright(C) 2015-2020 ANVILEX LLC
12 //
13 // Redistribution and use in source and binary forms, with or without
14 // modification, are permitted provided that the following conditions are met:
15 //
16 // 1. Redistributions of source code must retain the above copyright notice,
17 // this list of conditions and the following disclaimer.
18 //
19 // 2. Redistributions in binary form must reproduce the above copyright notice,
20 // this list of conditions and the following disclaimer in the documentation
21 // and/or other materials provided with the distribution.
22 //
23 // 3. Neither the name of ANVILEX nor the names of its contributors may be
24 // used to endorse or promote products derived from this software without
25 // specific prior written permission.
26 //
27 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
28 // AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
29 // IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
30 // ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
31 // LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
32 // CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
33 // SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
34 // INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
35 // CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
36 // ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 // POSSIBILITY OF SUCH DAMAGE.
38 //
39 //------------------------------------------------------------------------------
40 
41 #pragma once
42 
43 //------------------------------------------------------------------------------
44 // Include project files
45 //------------------------------------------------------------------------------
46 
47 #include "SPI5_STM32F429.h"
48 
49 //------------------------------------------------------------------------------
50 
51 //! @brief On chip SPI5 bus master unit class
53 {
54 
55  //----------------------------------------------------------------------------
56  // Public defines, methods and variables
57  //----------------------------------------------------------------------------
58 
59  public:
60 
61  //--------------------------------------------------------------------------
62  // Public methods
63  //--------------------------------------------------------------------------
64 
65  //!-------------------------------------------------------------------------
66  //! @brief Class constructor method
67  //! @note None
68  //! \par Override
69  //! Not allowed
70  //! @attention Don't call this method directly.
71  //--------------------------------------------------------------------------
72 
74 
75  //!-------------------------------------------------------------------------
76  //! @brief Class destructor method
77  //! @note None
78  //! \par Override
79  //! Not allowed
80  //! @attention Don't call this method directly.
81  //--------------------------------------------------------------------------
82 
83  virtual ~TSPI5_P017_39_KG3_CB();
84 
85  //!-------------------------------------------------------------------------
86  //! @brief PIO initialisation method
87  //! @note None
88  //! @return None
89  //! \par Override
90  //! Not allowed
91  //! @attention None
92  //--------------------------------------------------------------------------
93 
94  virtual VOID PIO_Init();
95 
96  //!-------------------------------------------------------------------------
97  //! @brief PIO reinitialisation as GPIO method
98  //! @note None
99  //! @return None
100  //! \par Override
101  //! Not allowed
102  //! @attention None
103  //--------------------------------------------------------------------------
104 
105  virtual VOID PIO_Done();
106 
107  //!-------------------------------------------------------------------------
108  //! @brief Activate (set to 0) SPI bus chip select signal
109  //! @note None
110  //! @return None
111  //! \par Override
112  //! Not allowed
113  //! @attention None
114  //--------------------------------------------------------------------------
115 
116  virtual VOID CS_Activate();
117 
118  //!-------------------------------------------------------------------------
119  //! @brief Deactivate (set to 1) SPI bus chip select signal
120  //! @note None
121  //! @return None
122  //! \par Override
123  //! Not allowed
124  //! @attention None
125  //--------------------------------------------------------------------------
126 
127  virtual VOID CS_Deactivate();
128 
129  //----------------------------------------------------------------------------
130  // Protected defines, methods and variables
131  //----------------------------------------------------------------------------
132 
133  protected:
134 
135  //----------------------------------------------------------------------------
136  // Private defines, methods and variables
137  //----------------------------------------------------------------------------
138 
139  private:
140 
141 };
142 
143 //------------------------------------------------------------------------------
144 // End of file
145 //------------------------------------------------------------------------------
void VOID
Datatypesess datatype definition.
Definition: Defines.h:105
STM32F429 on-chip SPI5 bus master module class header file.
On chip SPI5 bus master unit class.
Definition: SPI5_P017_39_KG3_CB.h:53
virtual VOID CS_Activate()
Activate (set to 0) SPI bus chip select signal.
Definition: SPI5_P017_39_KG3_CB.cpp:167
TSPI5_P017_39_KG3_CB()
Class constructor method.
Definition: SPI5_P017_39_KG3_CB.cpp:71
virtual VOID PIO_Init()
PIO initialisation method.
Definition: SPI5_P017_39_KG3_CB.cpp:87
virtual VOID CS_Deactivate()
Deactivate (set to 1) SPI bus chip select signal.
Definition: SPI5_P017_39_KG3_CB.cpp:184
virtual ~TSPI5_P017_39_KG3_CB()
Class destructor method.
Definition: SPI5_P017_39_KG3_CB.cpp:79
virtual VOID PIO_Done()
PIO reinitialisation as GPIO method.
Definition: SPI5_P017_39_KG3_CB.cpp:139
STM32F429 on-chip SPI5 bus master module class.
Definition: SPI5_STM32F429.h:54